Digital Systems : Principles and Applications,9780131111202

Digital Systems : Principles and Applications

by ; ;
Edition: 9th
ISBN13: 9780131111202
ISBN10: 0131111205
Format: Hardcover
Pub. Date: 2004-01-01
Publisher(s): Prentice Hall
Upgraded Edition: Click here!
List Price: $140.07

Rent Textbook

Select for Price
Add to Cart
There was a problem. Please try again later.

New Textbook

We're Sorry
Sold Out

Used Textbook

We're Sorry
Sold Out

eTextbook

We're Sorry
Not Available

Buy from our Marketplace starting at $20.19

How Marketplace Works:

  • This item is offered by an independent seller and not shipped from our warehouse
  • Item details like edition and cover design may differ from our description; see seller's comments before ordering.
  • Sellers much confirm and ship within two business days; otherwise, the order will be cancelled and refunded.
  • Marketplace purchases cannot be returned to eCampus.com. Contact the seller directly for inquiries; if no response within two days, contact customer service.
  • Additional shipping costs apply to Marketplace purchases. Review shipping costs at checkout.

Summary

Tocci and Widmer use ablock diagram approachto basic logic operations, enabling readers to have a firm understanding of logic principles before they study the electrical characteristics of the logic ICs.KEY TOPICSFor each new device or circuit, the authors describe the principle of the operation, give thorough examples, and then show its actual application.An excellent reference on modern digital systems.

Table of Contents

Introductory Concepts
2(24)
Numerical Representations
4(1)
Digital and Analog Systems
5(4)
Digital Number Systems
9(4)
Representing Binary Quantities
13(2)
Digital Circuits/Logic Circuits
15(1)
Parallel and Serial Transmission
16(2)
Memory
18(1)
Digital Computers
18(6)
Number Systems and Codes
24(32)
Binary-to-Decimal Conversions
26(1)
Decimal-to-Binary Conversions
27(3)
Octal Number System
30(3)
Hexadecimal Number System
33(5)
BCD Code
38(2)
Putting It All Together
40(1)
The Byte, Nibble, and Word
41(1)
Alphanumeric Codes
42(3)
Parity Method for Error Detection
45(3)
Applications
48(8)
Describing Logic Circuits
56(64)
Boolean Constants and Variables
58(1)
Truth Tables
59(1)
Or Operation with Or Gates
60(4)
And Operation with And Gates
64(3)
Not Operation
67(1)
Describing Logic Circuits Algebraically
68(2)
Evaluating Logic-Circuit Outputs
70(2)
Implementing Circuits from Boolean Expressions
72(2)
Nor Gates and Nand Gates
74(3)
Boolean Theorems
77(4)
DeMorgan's Theorems
81(4)
Universality of Nand Gates and Nor Gates
85(4)
Alternate Logic-Gate Representations
89(3)
Which Gate Representation to Use
92(5)
IEEE/ANSI Standard Logic Symbols
97(2)
Summary of Methods to Describe Logic Circuits
99(2)
Description Languages Versus Programming Languages
101(2)
Implementing Logic Circuits with PLDs
103(2)
HDL Format and Syntax
105(3)
Intermediate Signals
108(12)
Combinational Logic Circuits
120(92)
Sum-of-Products Form
122(1)
Simplifying Logic Circuits
123(1)
Algebraic Simplification
124(5)
Designing Combinational Logic Circuits
129(7)
Karnaugh Map Method
136(11)
Exclusive-Or and Exclusive-Nor Circuits
147(6)
Parity Generator and Checker
153(2)
Enable/Disable Circuits
155(2)
Basic Characteristics of Digital ICs
157(7)
Troubleshooting Digital Systems
164(2)
Internal Digital IC Faults
166(4)
External Faults
170(2)
Troubleshooting Case Study
172(2)
Programmable Logic Devices
174(7)
Representing Data in HDL
181(4)
Truth Tables Using HDL
185(3)
Decision Control Structures in HDL
188(24)
Flip-Flops and Related Devices
212(92)
Nand Gate Latch
215(5)
Nor Gate Latch
220(3)
Troubleshooting Case Study
223(2)
Clock Signals and Clocked Flip-Flops
225(2)
Clocked S-C Flip-Flop
227(4)
Clocked J-K Flip-Flop
231(2)
Clocked D Flip-Flop
233(2)
D Latch (Transparent Latch)
235(2)
Asynchronous Inputs
237(3)
IEEE/ANSI Symbols
240(2)
Flip-Flop Timing Considerations
242(3)
Potential Timing Problem in FF Circuits
245(2)
Master/Slave Flip-Flops
247(1)
Flip-Flop Applications
247(1)
Flip-Flop Synchronization
248(1)
Detecting an Input Sequence
249(1)
Data Storage and Transfer
250(2)
Serial Data Transfer: Shift Registers
252(4)
Frequency Division and Counting
256(4)
Microcomputer Application
260(1)
Schmitt-Trigger Devices
261(2)
One-Shot (Monostable Multivibrator)
263(3)
Analyzing Sequential Circuits
266(2)
Clock Generator Circuits
268(2)
Troubleshooting Flip-Flop Circuits
270(5)
Sequential Circuits Using HDL
275(3)
Edge-Triggered Devices
278(7)
HDL Circuits with Multiple Components
285(19)
Digital Arithmetic: Operations and Circuits
304(74)
Binary Addition
306(1)
Representing Signed Numbers
307(7)
Addition in the 2's-Complement System
314(1)
Subtraction in the 2's-Complement System
315(2)
Multiplication of Binary Numbers
317(1)
Binary Division
318(1)
BCD Addition
319(2)
Hexadecimal Arithmetic
321(3)
Arithmetic Circuits
324(1)
Parallel Binary Adder
325(2)
Design of a Full Adder
327(3)
Complete Parallel Adder with Registers
330(2)
Carry Propagation
332(1)
Integrated-Circuit Parallel Adder
333(2)
2's-Complement System
335(4)
BCD Adder
339(3)
ALU Integrated Circuits
342(4)
IEEE/ANSI Symbols
346(1)
Troubleshooting Case Study
347(1)
Using TTL Library Functions with HDL
348(6)
Logical Operations on Bit Arrays
354(2)
HDL Adders
356(3)
Expanding the Bit Capacity of a Circuit
359(19)
Counters and Registers
378(116)
Part 1
Asynchronous (Ripple) Counters
380(3)
Counters with MOD Numbers < 2N
383(6)
IC Asynchronous Counters
389(5)
Asynchronous Down Counter
394(2)
Propagation Delay in Ripple Counters
396(2)
Synchronous (Parallel) Counters
398(3)
Synchronous Down and Up/Down Counters
401(1)
Presettable Counters
402(2)
The 74ALS193/HC193
404(6)
More on the IEEE/ANSI Dependency Notation
410(2)
Decoding a Counter
412(3)
Decoding Glitches
415(3)
Cascading BCD Counters
418(1)
Synchronous Counter Design
419(8)
Basic Counters Using HDL
427(7)
Full-Featured Counters in HDL
434(4)
LPM Counters
438(2)
State Machines
440(5)
Part 2
Integrated-Circuit Registers
445(1)
Parallel In/Parallel Out---The 74ALS174/74HC174
445(2)
Serial In/Serial Out---The 4731B
447(1)
Parallel In/Serial Out---The 74ALS165/74HC165
448(1)
Serial In/Parallel Out---The 74ALS164/74HC164
449(2)
IEEE/ANSI Register Symbols
451(2)
Shift-Register Counters
453(4)
Troubleshooting
457(2)
HDL Registers
459(6)
HDL Ring Counters
465(1)
HDL One-Shots
466(28)
Integrated-Circuit Logic Families
494(88)
Digital IC Terminology
496(8)
The TTL Logic Family
504(5)
TTL Data Sheets
509(4)
TTL Series Characteristics
513(3)
TTL Loading and Fan-Out
516(5)
Other TTL Characteristics
521(4)
MOS Technology
525(2)
Digital MOSFET Circuits
527(1)
Complementary MOS Logic
528(2)
CMOS Series Characteristics
530(7)
Low-Voltage Technology
537(3)
Open-Collector/Open-Drain Outputs
540(5)
Tristate (Three-State) Logic Outputs
545(3)
High-Speed Bus Interface Logic
548(2)
The ECL Digital IC Family
550(3)
CMOS Transmission Gate (Bilateral Switch)
553(2)
IC Interfacing
555(1)
TTL Driving CMOS
556(2)
CMOS Driving TTL
558(2)
Analog Voltage Comparators
560(2)
Troubleshooting
562(20)
MSI Logic Circuits
582(100)
Decoders
583(8)
BCD-to-7-Segment Decoder/Drivers
591(2)
Liquid-Crystal Displays
593(4)
Encoders
597(5)
Troubleshooting
602(2)
Multiplexers (Data Selectors)
604(6)
Multiplexer Applications
610(5)
Demultiplexers (Data Distributors)
615(8)
More Troubleshooting
623(4)
Magnitude Comparator
627(3)
Code Converters
630(4)
Data Busing
634(1)
The 74ALS173/HC173 Tristate Register
635(3)
Data Bus Operation
638(6)
Decoders Using HDL
644(4)
The HDL 7-Segment Decoder/Driver
648(3)
Encoders Using HDL
651(3)
HDL Multiplexers and Demultiplexers
654(4)
HDL Magnitude Comparators
658(1)
HDL Code Converters
659(23)
Digital System Projects Using HDL
682(42)
Small-Project Management
684(1)
Stepper Motor Driver Project
685(8)
Keypad Encoder Project
693(6)
Digital Clock Project
699(17)
Frequency Counter Project
716(8)
Interfacing with the Analog World
724(70)
Review of Digital Versus Analog
725(2)
Digital-to-Analog Conversion
727(9)
D/A-Converter Circuitry
736(5)
DAC Specifications
741(2)
An Integrated-Circuit DAC
743(1)
DAC Applications
744(1)
Troubleshooting DACs
745(1)
Analog-to-Digital Conversion
746(2)
Digital-Ramp ADC
748(4)
Data Acquisition
752(4)
Successive-Approximation ADC
756(6)
Flash ADCs
762(2)
Other A/D Conversion Methods
764(4)
Digital Voltmeter
768(3)
Sample-and-Hold Circuits
771(1)
Multiplexing
772(2)
Digital Storage Oscilloscope
774(1)
Digital Signal Processing (DSP)
775(19)
Memory Devices
794(88)
Memory Terminology
797(3)
General Memory Operation
800(3)
CPU-Memory Connections
803(2)
Read-Only Memories
805(2)
ROM Architecture
807(2)
ROM Timing
809(1)
Types of ROMs
810(9)
Flash Memory
819(4)
ROM Applications
823(4)
Semiconductor RAM
827(1)
RAM Architecture
827(3)
Static RAM (SRAM)
830(5)
Dynamic RAM (DRAM)
835(1)
Dynamic RAM Structure and Operation
836(5)
DRAM Read/Write Cycles
841(2)
DRAM Refreshing
843(3)
DRAM Technology
846(2)
Expanding Word Size and Capacity
848(8)
Special Memory Functions
856(3)
Troubleshooting RAM Systems
859(8)
Testing ROM
867(15)
Programmable Logic Device Architectures
882(30)
Digital Systems Family Tree
884(5)
Fundamentals of PLD Circuitry
889(3)
PLD Architectures
892(4)
The GAL 16V8 (Generic Array Logic)
896(4)
The Altera EPM7128S CPLD
900(4)
The Altera FLEX10K Family
904(8)
Glossary 912(13)
Answers to Selected Problems 925(18)
Index of ICs 943(3)
Index 946

An electronic version of this book is available through VitalSource.

This book is viewable on PC, Mac, iPhone, iPad, iPod Touch, and most smartphones.

By purchasing, you will be able to view this book online, as well as download it, for the chosen number of days.

Digital License

You are licensing a digital product for a set duration. Durations are set forth in the product description, with "Lifetime" typically meaning five (5) years of online access and permanent download to a supported device. All licenses are non-transferable.

More details can be found here.

A downloadable version of this book is available through the eCampus Reader or compatible Adobe readers.

Applications are available on iOS, Android, PC, Mac, and Windows Mobile platforms.

Please view the compatibility matrix prior to purchase.