| Dedication |
|
v | |
|
|
|
vii | |
| Acknowledgements |
|
xiii | |
| Preface |
|
xv | |
|
|
|
1 | (10) |
|
A Little Historical Story |
|
|
1 | (1) |
|
ESD Failure - an IC Reliability Problem |
|
|
2 | (2) |
|
On-Chip ESD Protection - General Remedy |
|
|
4 | (2) |
|
Challenges in ESD Protection Design |
|
|
6 | (1) |
|
|
|
7 | (4) |
|
|
|
9 | (2) |
|
|
|
11 | (24) |
|
|
|
11 | (3) |
|
|
|
14 | (4) |
|
|
|
18 | (3) |
|
|
|
21 | (3) |
|
|
|
24 | (3) |
|
|
|
27 | (3) |
|
|
|
30 | (1) |
|
|
|
31 | (4) |
|
|
|
33 | (2) |
|
ESD Protection Device Solutions |
|
|
35 | (38) |
|
On-Chip ESD Protection Mechanisms |
|
|
35 | (2) |
|
Diode as ESD Protection Element |
|
|
37 | (5) |
|
|
|
37 | (3) |
|
Diode in ESD Protection Operation |
|
|
40 | (1) |
|
Diode Parasitic Modelling |
|
|
41 | (1) |
|
BJT as ESD Protection Element |
|
|
42 | (9) |
|
|
|
42 | (4) |
|
BJT in ESD Protection Operation |
|
|
46 | (3) |
|
|
|
49 | (2) |
|
MOSFET as ESD Protection Element |
|
|
51 | (8) |
|
|
|
51 | (3) |
|
ggMOSFET in ESD Protection Operation |
|
|
54 | (3) |
|
MOSFET Parasitic Modelling |
|
|
57 | (2) |
|
SCR as ESD Protection Element |
|
|
59 | (11) |
|
|
|
59 | (5) |
|
SCR in ESD Protection Operation |
|
|
64 | (3) |
|
|
|
67 | (3) |
|
|
|
70 | (3) |
|
|
|
71 | (2) |
|
ESD Protection Circuit Solutions |
|
|
73 | (34) |
|
Input ESD Protection Schemes |
|
|
73 | (16) |
|
A Primary-Secondary ESD Protection Network |
|
|
74 | (1) |
|
Multiple-Finger ESD Protection Structure |
|
|
75 | (2) |
|
Gate-Coupled MOS ESD Protection Structure |
|
|
77 | (3) |
|
BJT ESD Protection Network |
|
|
80 | (5) |
|
SCR ESD Protection Network |
|
|
85 | (4) |
|
Output ESD Protection Schemes |
|
|
89 | (6) |
|
Dedicated Output ESD Protection Network |
|
|
90 | (5) |
|
Self-Protection of Output Stages |
|
|
95 | (1) |
|
|
|
95 | (9) |
|
|
|
96 | (1) |
|
|
|
97 | (1) |
|
|
|
98 | (4) |
|
|
|
102 | (2) |
|
|
|
104 | (3) |
|
|
|
105 | (2) |
|
|
|
107 | (28) |
|
|
|
ESD Protection for Mixed-Signal ICs |
|
|
107 | (1) |
|
ESD Protection for RF ICs |
|
|
108 | (5) |
|
Low-Parasitic Multiple-Mode Solutions |
|
|
113 | (13) |
|
A Dual-Direction ESD Protection Structure |
|
|
115 | (6) |
|
An All-in-One Multiple-Mode ESD Protection Design |
|
|
121 | (5) |
|
Whole-Chip ESD Protection Schemes |
|
|
126 | (4) |
|
Principles for Full-Chip ESD Protection |
|
|
127 | (1) |
|
|
|
127 | (2) |
|
A Common ESD Discharge Bus Scheme |
|
|
129 | (1) |
|
Non-Portability in ESD Protection |
|
|
130 | (1) |
|
|
|
131 | (4) |
|
|
|
132 | (3) |
|
ESD Failure Analysis and Modeling |
|
|
135 | (36) |
|
Why ESD Failure Analysis? |
|
|
135 | (1) |
|
|
|
136 | (2) |
|
Some ESD Failure Signatures |
|
|
138 | (17) |
|
|
|
155 | (4) |
|
|
|
159 | (3) |
|
ESD Failure Modeling and Criteria |
|
|
162 | (3) |
|
|
|
165 | (6) |
|
|
|
167 | (4) |
|
Layout and Technology Influences on ESD Protection Circuit Design |
|
|
171 | (48) |
|
Layout vs. ESD Protection |
|
|
171 | (1) |
|
Regular Layout for ESD Protection |
|
|
172 | (11) |
|
Special Layout for ESD Protection |
|
|
183 | (10) |
|
Advanced Layout Design Concepts |
|
|
193 | (12) |
|
Technology Scaling vs. ESD Protection |
|
|
205 | (1) |
|
New Technology vs. ESD Protection |
|
|
206 | (4) |
|
ESD Protection for SOI and SiGe |
|
|
210 | (5) |
|
ESD Protection for Nano Technology |
|
|
215 | (1) |
|
|
|
216 | (3) |
|
|
|
217 | (2) |
|
ESD Simulation-Design Methodologies |
|
|
219 | (42) |
|
ESD Protection Design Methods: Trial-&-Error versus Predictive |
|
|
219 | (2) |
|
ESD Design-Simulation: Device Level versus Circuit Level |
|
|
221 | (3) |
|
ESD Protection Device Modeling |
|
|
224 | (5) |
|
Mixed-Mode ESD Simulation for Design Prediction |
|
|
229 | (5) |
|
Mixed-Mode ESD Simulation: Case Study |
|
|
234 | (21) |
|
Understanding ESD Simulation Results |
|
|
235 | (4) |
|
Case 1: NMOS ESD Protection Structures in 0.8μm BiCMOS |
|
|
239 | (7) |
|
Case 2: MOS ESD Protection Circuit in 0.35μm CMOS |
|
|
246 | (3) |
|
Case 3: Metal Interconnect in ESD Protection Design |
|
|
249 | (2) |
|
Case 4: A Dual-Direction ESD Protection Structure in BiCMOS |
|
|
251 | (4) |
|
ESD Protection Design Verification |
|
|
255 | (1) |
|
|
|
256 | (5) |
|
|
|
258 | (3) |
|
ESD - Circuit Interactions |
|
|
261 | (22) |
|
Chip-Level ESD Protection Design |
|
|
261 | (1) |
|
Circuit-to-ESD Influences: Pre-Mature ESD Failures |
|
|
262 | (6) |
|
ESD-to-Circuit Influences: Circuit Performance Degradation |
|
|
268 | (12) |
|
|
|
280 | (3) |
|
|
|
282 | (1) |
|
Conclusion Remarks and Future Work |
|
|
283 | (4) |
|
|
|
283 | (2) |
|
|
|
285 | (2) |
| Appendix A SUMMARY FOR ESD TEST STANDARDS |
|
287 | (6) |
|
|
|
291 | (2) |
| Appendix B COMMERCIAL ESD TESTING SYSTEMS |
|
293 | (2) |
| Appendix C ESD PROTECTION CIRCUIT DESIGN CHECKLIST |
|
295 | (4) |
| Index |
|
299 | |